Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well, like I say, expect that to be troublesome. If you expect them to read and write simultaneously. XP does have a bunch of IPC like pipes and mailboxes.
Here's an article: http://www.codeproject.com/KB/threads/Win32IPC.aspx
You'd be much better off with something like that. Another thing to...
This is usually not a good idea although with certain limitations you could get it to work. The problems are:
1) Can you open a file for both reading and writing at the same time?
2) The library and the operating system likely buffers some output, so at the very least you'd have to flush...
I'm not sure I actually understand what you are asking. But I think you want to create virtual com ports and connect them. Com0com can do that, here's an example of using it:
http://www.awce.com/gp3net.htm
Al W.
**broken link removed**
Re: Question related to C programming. What is a void point
Well, while I am all for typing (sort of) I don't think I'd say void pointers are aberrations. You might question yourself if you are using them in "general application code" thought. Here's my reasoning.
Look at the standard C...
Re: FPGA Newbie advice
FPGAs are great fun. But I would not suggest you make your first board or two. We used to make CPLD-based boards but there are some really great low cost options out there for FPGAs so we stopped -- just not cost effective. So none of the below belong to me, just things...
Re: Help Plz new to verilog
Hard to read your code with no indents. But as a general comment you should not divide clocks in logic. FPGAs and CPLDs have special clock lines and when you couple them to logic you lose the advantages of having low skew clock lines.
What you really want to do is...
What's your schematic look like? Are you inferring a dedicated adder resource? Or... what are your ISE settings? Perhaps it is preserving too much of your verilog.
I wonder if you tried:
assign { carry, sum } = a+b;
If that would give you a better infer?
Just a thought.
ISE 10.1 Error
I've been using ISE 10.1 for awhile. The other day my system crashed and corrupted my project. So I made a new project and copied all the .v, .xco, .ucf files etc. When I go to set the Design Strategy (which used to work) I get an error message saying that PAR Overall Effort...
Have you tried: http://www.portaudio.com/?
Works well and works on Windows, Linux, etc.
If you have access to Nuts & Volts, I did an article that used portaudio a few years back.
The material depends on the color and brand of the LED.
There is a table at https://en.wikipedia.org/wiki/LEDs but it didn't paste well into the message.
But for example, Blue LEDs often use Silicon Carbide or Zinc Selenide. Gallium Arsenide is used in IR LEDs, among others.
There are a few possibilities depending on what file system you are using. Do a mount and note the partition the file is on and if it says ext2 ext3 reiserfs etc.
If you google for Linux undelete and the filesystem name you should find something or report back what file system you have and I'll...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
