Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by wangkaust

  1. W

    Definition of H/w S/W Co-Design?

    System Design
  2. W

    how to understand television signal?

    Is there a download link for these book?
  3. W

    Looking for some resources to learn about SDR

    Re: SDR all these materials are available on the forum.
  4. W

    Matlab book for beginner for DSP purpose

    ebooks+dsp+matlab search ebook "Digital Signal Processing Using Matlab" on this forum
  5. W

    Any Recommendation on DSP Development kits?

    TI's DSK
  6. W

    need help on FFT, DFFT and CFT

    There is a ebook about FFT (Understanding FFT) posted on this forum.
  7. W

    Matlab product for PLL/DLL design

    Here is a first order PLL
  8. W

    role of static timing analysis tools in Design process

    go to Xilinx or Altera website or look for some technical training materials from them
  9. W

    I wan to to start work on QPSK

    You can start with a communication's book. eg <<Communication systems engineering>> by Proakis and run some simulation with Matlab.
  10. W

    CORDIC algorithms for FPGA based computers

    Re: urgently about fpga? There is a IP core for cordic algorithm.
  11. W

    what happens when fpgs is overloaded???

    The ISE will do some optimisation and possiblely reduce you design to < 100%. If it can't, the tool will tell. Anyway, you won't get your timing closure for that kind of resource utilization.
  12. W

    Basic Question about FPGA

    Yes, You can use one FPGA like re-writable CD.
  13. W

    How to convert C++ code to VHDL?

    port array in vhdl In VHDL, you can use 2D array in the port. Just manually expend them into 1D array. To use it internally, I think it is OK with ISE.
  14. W

    transmission gate question

    Resistance will be different between high and low signal, if they are different size.
See more

Part and Inventory Search

Back
Top