Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I build a verilog-A model of PLL loop. And with spectre, to simulate the transient behavior.
But after some time, about hundreds of us, the simulation is abruptly stopped. No warning or error information.
What's wrong with my model or simulation setup? or spectre's bug?
It talks about the difference of voltage controlled osc and current controlled osc.
The phase noise of current controlled osc is better than the voltage controlled one.
Could yuo tell me the paper title?
Thank you!
Two different frequency clocks are mixed to a new clock.
The IF (low frequency clock) signal can be degenerated to improve linearity.
But the LO (high frequency clock) signal is very nonliear. It has 3rd and 5rd harmonic, which are mixed with the IF signal.
Except the LC loading, RC filter...
There is an buffered oscillator.
If the phase nosie of oscillator is -140dBc and the phase noise of buffer is -140dBc,
the total phase noise is -134dBc?
Thank you
hrcx assura
On the Extraction Tap of GUI, there is "Enable HRCX", and some cell name should be writed.
But I don't know how to write it. And the document of assura don't give some example.
Anyone could give some examples?
Thank you
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
