Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Need help on a simple system verilog code
https://www.edaplayground.com/x/Synf
1. class packet has dynamic array data[] and it's size is constrained between 1 to 250
2. Extending the packet class to small_packet and constraining size to be less than 10
3. casting small_packet to packet class's...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.