Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by vitiluck

  1. V

    Newbie about initial state of FPGA

    the FPGA assigns 'zero' as the default value to all signals whenever it is powered up. if I write a code like this reg na, a; assign na = ~a; na and a can't be set initially both to 0 or 1.
  2. V

    Newbie about initial state of FPGA

    Whenever a programmed FPGA is powered up. What initial state is ? That's when a state machine in the design. when power up, it is not sure which state it is in. so if a idle state is implemented, a good state machine designed must ensure the FPGA is in IDLE after finite clocks. But if Bus...
  3. V

    How to detect High-Z state in VHDL or Verilog?

    verilog pullup resistor It is very nice of you， YUV! Anyone has the same question pls see explanation of YUV in this discussion.
  4. V

    How to detect High-Z state in VHDL or Verilog?

    vhdl z Thanks you all, I am still in confusion. Is below understanding is right? mycode out to either z or 0 ( two state ) which may infer to a bufifx standard code read the i2c bus, will get always 1 when myout is z and all other device out is z. ( i.e. with a pull up resistor, input to a...
  5. V

    hOW TO GET I2C SLAVE MODE CODE FOR CPLD/FPGA ?

    i2c slave cpld I am also have the same request. You can see XAPP333 in xinlinx appnotes. (Search in xilinx web site ). This is the only code. I have a further question on how to detect High 'z' in I2C bus. see my question.
  6. V

    How to detect High-Z state in VHDL or Verilog?

    vhdl z In fact, I am interact with I2C bus. I want to get value 1 when bus is at High 'z'. how to implement it? if ( bus = 'z' ) data <= 1; it can't work in synthesis. If use a buffer macro, Would anyone give a buffer name for any vendor product?
  7. V

    For low-cost STB design plan, espially core chip?

    haier hi2011 I believe ST has a big profit margin. As we know, a more powerful DVD chip is just half price as ST5518i.
  8. V

    For low-cost STB design plan, espially core chip?

    stb design We want to begin a new product,which emphasis on low cost. Though ST, Fuji, NEC have leading position in STB market today. We want a more cheap plan. I think DVD chip would be a better choice, but they provide just DVD and not likely to give more detail specification. Would...
See more

Part and Inventory Search

Back
Top