Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I would rather use Superposition theorem to get the Vt, in following way:
Step 1 : Open circuit Current source and short circuit 20V. Vab would then be voltage across vertical 200ohm resistor i.e. = 50V
Step 2 : Now short circuit 100V & 20V source. Now Vab would be voltage drop across (200ohm +...
I have a cell for which I need to write a testbench.
I have all the input combinations listed w.r.t. time i.e. say if A is supposed to be 1 at t0, 0 at t1, 0 at t2, then I write A:100. Similarly if B is at 0 at t0, 0 at t1, 1 at t2, then I write B:001. I also write the expected outputs in...
It would be great to learn this, with your help. As I understand, generator would consume almost constant input power (mechanical) for generating the voltage at its terminals irrespective of its loading. So with a lower load, we could say that the input power is being wasted. Please let me know...
I'm not sure if there's a device to reduce power output. May be you connect some storage element analogous to inverter batteries to store the unused power, but I guess that is not a feasible solution and storage element may become very very huge. Normally in power stations, they have multiple...
Integral is area under the curve.
During rising slope of triangular wave, the following 2 points may be noted.
1. The area under the curve keeps increasing.
2. As the wave is triangular, the rate at which the area increases, also increases. As captured in the image, this can be seen by seeing...
Increase in speed of electrons directly translates to increase in current. Current may be viewed as number of electrons passing a particular point in unit time. In other words, if I somehow increase the number of electrons crossing a point in a unit time, I have increased the current.
One of...
Re: How to derive power dissipation equation for cmos invert
Sorry for the confusing terminology used. The explanation I provided is true for internal power and not switching power. As I understand, switching power is the power consumed by the load and other interconnect capacitances during...
Re: -ve setup and hold
We can visualise negative setup if we break down the flop to its basic components. Flops have a transmission gate as one of its basic elements for latching data. These transmission gates typically have a derived or a buffered CLOCK at their gate terminal whereas the DATA...
Re: How to derive power dissipation equation for cmos invert
For switching power, it makes sense to exclude leakage power. Moreover, it may be advisable to subtract the load power while calculating the switching power and energy. To summarize, one must account for only the power dissipation...
Re: MOSFET Tricky Question
It is true that for the circuit shown, the capitor will charge to 3V. However, if we interchange the power supplies by connecting 5v to gate and 3v to drain, then the capacitor would charge to only 2v.
Increasing the inverter width might decrease the delay of the current stage. However, please note that this larger inverter would present an increased load to previous stage which might increase your total delay.
Also, I do not understand the reason behind seeing spikes with inverter with...
As I understand, propagation delay is measured at 50% of input and output levels i.e. the time difference between input reaching its 50% and output reaching 50%. Hence, if output reaches its 50% before input has reached its 50%, then we have a scenario of a negative propagation delay. It has...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
