Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tyd

  1. T

    help for corner analysis by ocean script

    corner analysis ocean example I am new to corner simulation in cadence. There is not corner sim license in the cadence i used.I wonder in this case if I can use ocean script to do corner sim? Is there sample file for this. Thanks!
  2. T

    SC gain stage in pipeline ADC

    For the SC gain stage(*2) in pipeline ADC,I used ideal switch and ideal opamp.But if input is 1v peak sin wave, the SNR of output is just 60dB.But if input sin wave is 0.5V, the ouput is above 90dB. Is that correct?I used this SC gain stage in pipeline stage,I can't get expected SNR.But I can't...
  3. T

    settling time in folded cascade opamp

    I still have problem for my 10-bit pipelined ADC.The digital outputs between stage1 and stage2 should be 180 degree(half clock period).But for my ADC, the differenc is one and half clock period.At first I guessed that the problem is caused by slow settling time.I Increased bias current in folded...
  4. T

    sampling in Cadence and fft in Matlab

    Thank you for your help.I am still a little confusing about this.I need to use matlab to convert digital output to analog output?It seems that it is not easy to do that.I need 1024 "if statement" for 10 bit ADC.I am really don't know how to do fft using digital signal.Thank you so much for yoru...
  5. T

    sampling in Cadence and fft in Matlab

    thd delmax hspice Thank you very much for you help!I got the correct result for ideal case.But for real ADC, It seems that settling is still a problem.The difference between the output of first stage and second stage is one and half phase! Added after 2 hours 13 minutes: I still have one...
  6. T

    dynamic comparator and DAC in pipelined ADC

    Thank you for your help.But it seems that I need to decrease the size of input capacitance.
  7. T

    dynamic comparator and DAC in pipelined ADC

    I am just a begineer in analog circuit design.I need help for dynamic comparator in pipelined ADC.I have two DAC which is connected to ADC which composed of two dynamic comparators. Whe I test them seperately,they works fine.But when I connect DAC to ADC, the output from one DAC is not correct.I...
  8. T

    sampling in Cadence and fft in Matlab

    cadence sinüs fft adc Thank you so much for your help. That problem makes me crazy.But I will try again. But I still don't understand teh second answer. The output from first stage is supposed to be sampled sin wave, do you mean I should sample teh data in hold mode?What do you mean accuracy...
  9. T

    sampling in Cadence and fft in Matlab

    cadence to matlab fft I need help for my pipelined ADC. I sampled the output and used matlab to get fft. Using the program in this forum, I calculate SNR,THD,etc. But I have problem during this procedure. I sampled the single sin wave, using Matlab code, SNR is just about 100dB. But when I...
  10. T

    fourier spectrum by cadence

    cadence transient spectrum I can use calculator to do fft.But I also wonder how to use Fourier and Fourier2ch to do that.I tried to find answer in the online help of Cadence.But I couldn't find help about how to use these two cmponents.Could you tell me where I can find that? I used that in my...
  11. T

    fourier spectrum by cadence

    cadence fourier How to use fourier and fourier2ch components in analogLIb of cadence to get spectrum by transient analysis?

Part and Inventory Search

Back
Top