Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,everybody,i have designed a pll. but now i want to test the PLL output signal.i want to get the output PSD,but i don't know how to setup the caculator's PSD.somebody can give me a reference?thank u
Yes ,you are right.The noise of each block has been simulated by me.and i have caculated the PLL output jitter by using matlab.But i want to know how to direct simulate the PLL output noise or jitter...
Added after 2 minutes:
Sorry ,i can not understand your mean. can i ask you what are the...
i design a PLL,but i don not know how to use cadence to simulate the PLL output noise and jitter.have someboy know how to simulate it ?can you teach me?thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
