Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tutroj

  1. T

    [Moved]: question about differential pair circuit on cadence

    so the vin_min=Vov1+Vov5+Vov6; Vin_max=Vdd-Vov3+Vth3, then use Vov=(2*Ibias/miu*Coxide*(w/L)) to calculate it, then input the value into DC analysis, to check each MOSFET in saturation? right?
  2. T

    [Moved]: question about differential pair circuit on cadence

    in this circuit, how could i apply an appropriate DC bias to keep all 12 MOSFETs in saturation? i heard there should be an equation to calculate? i'm quite confused! - - - Updated - - - i'm sorry, how could i get the ICMR value then put it into the Vin+, Vin- then get the DC bias?

Part and Inventory Search

Back
Top