Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a design which is constrained by aocv derates from foundry libraries as well as flat derates for added pessimism. I need to determine physical skew and ocv skew component separately for all the sinks created by the default skew balanced clock tree synthesis so that I can come up with...
Hi,
I have been asked to handle the physical layout for a 64 bit RISC-V CPU core. The target frequency is 2GHz at slow corner in 7nm.The priority order is Performance > Power > Area. So I needed some advice how to layout the clock tree structure efficiently to hit this frequency . Since its a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
