Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by thuyet

  1. T

    Iterations per second in processor.

    Hi there. Can anyone help me understand more about "interaction per second" when we talk about embedded processor benchmarking? do you know any documents, link that explain about these terms? thank you very much
  2. T

    PCIE system - what is "root complex" @ FPG

    PCIE system Hi there As I know in normal PCIE system, we have CPU, root complex and Switch ... and end point is PCIE. Let say in PC main-board, I can think "root complex" is look like "North Chipset" . Am I right? So now in FPGA, if you want to build a system that have PCIE IP core, then what...
  3. T

    system level verification

    Hi all experts Does anyone have any ideas, suggestions, documents ..... any thing about this subject? thanks a lot
  4. T

    fpga achitecture - request for resources

    fpga achitecture go on Altera/Xilinx web then choose their family and read about their architecture good luck
  5. T

    course for FPGA architecture

    fpga cours another way to learn is log on ALtera or Xilinx web and then read their FPGA family architecture. Regards
  6. T

    How to readback from FPGA

    xilinx read back Hi Can you please tell us what you are trying to do? Read the configuration file for what? thanks
  7. T

    How to build a mem subsystem on SD Card Altera SoPC buider

    How to build a mem subsystem on SD Card @ltera SoPC buider it seems to have CF card interface
  8. T

    I have NIOS II source code!

    nios II what do you mean? You can get all NIOSII source code ???
  9. T

    Anyone has Verilog syntax highlighting for gVIM??

    gvim verilog syntax dear guys I work with verilog code many times. i used notepad++ ,i found it very cool. Just try it ,opensource program regards
  10. T

    What are the types of FPGA's Programming technologies?

    programming technologies with Altera device. program is saved in FLASH memory to configue FPGA after powerup, and also have some configuration device( use MAXII) .For best overview you should log on their website for more information regards
  11. T

    cycoloneII = SPARTAN3 ? simple q plz check it

    i think the first important part before you change device,read architecture between two devices carefully. regard
  12. T

    LVDS in altera stratix II FPGA

    LVDS in @ltera stratix II FPGA why don't you search on Altera web? i think they have many reference designs
  13. T

    schematic to vhdl converter?

    vhdl schematic i haven't used it before but i think schematic just suitable for very small designs, you should be familiar with writing code. because if you design is big, schematic is not a good way. good luck
  14. T

    Lattice Vs Xilinx and altera

    Lattice Vs Xilinx and @ltera It depends but I recommend you using Altera. they have many devices to satisfy your application
  15. T

    front end silicon design, what is it?

    front end silicon design just like software, use Hardware description language (verilog,VHDL) for descripte your design.and then compilation ,synthesis to the basic level (gate level : transistor). Search forum for more information
See more

Part and Inventory Search

Back
Top