Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by tejainece

  1. T

    developing open source IC layout designer. a basic question

    hi, i am developing an open source IC layout designer called openICix. i have used magic so far. tried microwindows, toped and lasi. never used cadence. i have few doubts, 1) are ploygons necessary for layout design. magic doesn't support polygons. does cadence tools use polygons? openICix...
  2. T

    why nmos passes weak 1? why are Ids and Vs curves linear to Vg in this circuit?

    thanks for all your replies. i was able to understand it now. keith, your reply was more clear. i found a better explanation in page no. 66 razavi book under source follower topic. i wrote a small article on this. if you find something wrong with that article let me know. why nmos exhibits...
  3. T

    why nmos passes weak 1? why are Ids and Vs curves linear to Vg in this circuit?

    hi everyone, I wanted to know why nmos produces weak 1. So I built this circuit in pspice, **broken link removed** and swept the input voltage from 0 to 5 volts with 100mV increment. And this is the output plot, **broken link removed** In this graph, the yellow curve(Vgs) is...
  4. T

    The difference between weak pull down/pull up and strong pul

    Re: weak pullup and strong pull up thanks for the reply

Part and Inventory Search

Back
Top