Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
but there really includes this libraries.
and after install SPW you should configure it with the correct license file.
it will decrypt some libraries for you.
1) untar the *common.tar and *linux.tar in the same directory
2) run the install.now, give your choice of the proper location of the source file and the location where you want it be installed.
If there were error during install, find them in the install.now script. There is a problem about the...
The best way is in your HDL code.
If you target to run above 200MHZ, you must register the combinational results as more as possible.
That's to say, between the two levels registers, you combination circuits can't much larger.
Maybe you can use DW divider in DC during ASIC implementation or Coregen or MegaFunction in FPGA.
It's no a good method that you write everything you need yourself.
you describe one module using verilog, and another entity using vhdl. and the top level using either verilog or vhdl which refers to both the verilog module and vhdl entity. then this is a mix vhdl and verilog design.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
