Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by talent_engin

  1. T

    Parameterized module in Verilog

    Thanks Devas, That solved my problem.
  2. T

    Parameterized module in Verilog

    Hi all, I am running an exitsing verilog code using Synopsys Design Compiler (version 2006 or 2009 or 2010). The code containing several parameterized modules that caused the following warnings when I link the design: Warning: Cannot find the design 'secret_number' in the library 'WORK'...
See more

Part and Inventory Search

Back
Top