Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
Can somebody tell me how to get a transistor to millimeter range in a schematic using this technology?
I am trying but cadence does not let me go above 200u.
No need of layout, only a full working schematic with all transistor sizes for the error amplifier, dead time control circuit and comparator in .35um tsmc process
Hello
I am looking for someone who can DESIGN AN INTEGRATED VOLTAGE-MODE CONTROLLED
DC-DC BUCK CONVERTER. The project must be done on cadence using 0.35um technology. All simulations must be completed by team viewer on my machine. It is a one week job and I am willing to pay 200usd upon...
Hello
I have the following circuit which was designed in AMI0.5 um process which needs to be converted to TSMC 0.35um process for simulation on cadence. Can somebody please tell me how to calculate the transistor sizes in order to have a correct operation?
Parameters: Vin=3.7V, Vout=1.8V, load...
Hello
Can somebody help me with the vhdl code in the attachment. When I elaborate it on design vision, I get the error below. Does anyone know why so and can help out? Thanks
library ieee;
use ieee.std_logic_1164.all;
entity mult is
generic (
N : natural :=56
);
port (...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
