Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by szekit

  1. S

    problem on compensation of a LDO?

    if your load is the second pole, worst case stability is at min output current and max output cap.
  2. S

    native devices as input diff pairs

    anyone has experience with that? how was it? my bandgap is higher than it should be on silicon (and poor PSRR) and suspect it is due to the usage of native N devices as the input pairs on the op amp. (conventional bandgap). thanks!
  3. S

    How to improve amplifier IP3?

    there is still third order intermodulation non-linearity which is close to the input signal frequency which the low impendance path at the third order harmonic cannot get rid of..
  4. S

    need help on uwb synthesizer

    it's a wide band channel ~500Mhz. so noise is not as strigent.
  5. S

    need help on uwb synthesizer

    the 9.5ns is due to frequency hopping. from what i have seen, ppl use multiple PLLs or SSB mixer to generate the frequency quickly.
  6. S

    Fast start-up crystal oscillator know-how

    i haven't done any crystal oscillator design. so by using the inverter to generate the 180 degree phase shift, does it mean that the crystal always generates another 180 degree phase shift? will there be 90 degree phase shift from the crystals?
  7. S

    Fast start-up crystal oscillator know-how

    i would be interested to know too.... so in your past experience, you did AC sim and taped out?
  8. S

    capacitor in series with a light bulb

    capacitor and a bulb in series i = C * dV/dT sudden change in voltage across the cap will produce current to light the bulb for a moment.
  9. S

    Standby Mode: Analog Circuit

    analogue sleep mode cct leakage through the gate of a big transistor? leakage through any switches (standard cell) when they are off. try to increase the channel length or stack the devices in series. any forward bias junction diodes?
  10. S

    A High PSRR Bandgap problem

    high psrr bandgap reference it looks like it is helping to bring the vdd supply to vrsup in case the gate of M10/M11 is too low (won't start up).
  11. S

    Please explain how this op amp works( 2nd stage).

    it looks like a two differential amp cascaded together.
  12. S

    Current source for POWER LEDS

    i guess each power led has certain Vforward? it would require quite a high voltage to switch on all the leds in series. u can adjust the brightness by controlling the current (analog) or through PWM (digital).
  13. S

    RFID PASSIVE TAG QUESTIONS

    a simple analogy would be the barcode and barcode reader you see in the supermarket.
  14. S

    Low Dropout (LDO) Regulator Design

    ldo frequency response in dropout the higher the bandwidth, the more high frequency noise (i.e., supply noise) the amplifier can reject.
  15. S

    Low Dropout (LDO) Regulator Design

    ldo regulator spec -80dB at 10MHz is kind of high. unless, a) a very high gain-bandwidth amplifier b) a very large output impendance

Part and Inventory Search

Back
Top