Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi tricky are you by any chance in Altera Forum aswell?
AFAIU, NoC is a paradigm of interconnection, with routers smartly controlling traffic in a topology (i.e mesh, torus, etc). QSYS of ALTERA FPGAs says it has something to do with NoC, and I have seen papers where NoC it's implemented in...
I was wondering if it's possible to implement a simple Network-on-Chip with for example, 100 Cores, connected with routers in a torus network? What resources of my DE1-SOC can I use for this? Nios-II, Qsys, ARM?
I'm just recently learning to use FPGA and Altera products. I wonder how difficult...
Hello friends, I'm new in this forum. I'm currently doing a Master Degree in Computer Science. As a Master Thesis, I'm seeking to propose a parallel architecture for doing image segmentation (of brain IMR) using multiple-cores. What I'm intending is to find an architecture which make this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
