Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I wanted how to know how to determine the input capacitance of an inverter. We have many parasitic capacitances like Cgd Cgs etc. Is the ip cap dependent on this. If yes how? N how Miller's theorem has to be applied?
I got to know that ip cap is just the gate cap calculated from C=εA/d formula...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
