Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by stocking

  1. S

    US famous IC design company，shanghai recruitment

    Re: US famous IC design company(LSI)，shanghai recruitment updated: If you are interesting in the below job opporunity, Please sent your CV to wonzonjon@gmail.com Mixed-Signal read-channel/SoC Silicon Validation Engineer Read Channel Emulation Engineer Preamp Analog Modeling Engineer Preamp...
  2. S

    US famous IC design company，shanghai recruitment

    Hi， If you are interesting in the below job opporunity, Please sent your CV to wonzonjon@gmail.com Preamp Analog Mixed Signal Physical Design (Layout) Engineer Read Channel Architect Preamp Analog/Mixed Signal Design Engineer Preamp Verification Engineer Design...
  3. S

    QQ group number(191621818) for Chinese IC design engineer discussion

    QQ group number(191621818) for Chinese IC design engineer discussion
  4. S

    DFT for core with BIST memory

    out of memory mbist yes! It is simple!
  5. S

    about loading the PLI　into NCVERI0G simulator

    libpli.so Hi , Who can tell me how to load the PLI library into ncveril0g simulator? I can't load into the PLI library for simulaiton using NCVERIOG simulator. Please go through the simulation warning information(in red) and ncverilog script(in pink). please help me debug the...
  6. S

    PrimeTime Training Material Required

    You can download doc from $ynopsys siteweb!
  7. S

    What's your DFT architecture in SOC design?

    you may use JTAG to start MBIST, and shift out MBIST result. You can insert some SDFT which dont be used in scan mode into scan chain. Added after 2 minutes: you may use JTAG to start MBIST, and shift out MBIST result. You can insert some SDFT which dont be used in scan mode into...
  8. S

    revival and recovery time?

    Just Setup/holding timing between clock and async signal,for example, reset/set/clear and so on. There are many document about it.
  9. S

    Any good book on analog design

    Three classic analog design book: Authors :Gray, Razavi, Allen. You should read Razavi book firstly.
  10. S

    How to implement DFT with single scan clock

    If you will use a single clock to scan all regs, you must add some Muxs, but if you only insert all SDFF to all chains, you dont need to add Muxs! Added after 6 minutes: I am a DFT engineer, we may discuss some questions about DFT.
  11. S

    Looking for standards and source codes for JPEG project

    JPEG project you may read the !EEE paper called 1194.1
  12. S

    BIST controller for ram and rom

    Now I am doing the DFT work, I think you should the read the the bist_gd document of ment0r. It is useful that you study the bist design.
  13. S

    who can apply the user guide of B1ST_gd of Ment0r

    bist_gd Now I need the newest document about bist of document called bist_gd with the verstion 2005-05. Thanks in advance. Of course , I also need the documents about the DFT,including the bist , jtag, and scan insertion document.
  14. S

    Detailed info about set up & hold

    set up & hold Ple read the manual of pr1met1me
  15. S

    set_clock_uncertainty does not affect IO timing analysis

    set_clock_uncertainty jitter I think the uncertainty means jitter, the delay from Flop to PAD is calculated in output_delay.
See more

Part and Inventory Search

Back
Top