Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I see the following figure in Kenneth Martin textbook.
How does nwell underneath a digital interconnect shield the substrate? And, the nwell is connected to ground line instead of vdd line. I'm really confused about this. Shouldn't the nwell be connected to vdd instead of gnd? Please help me...
Please have a look at the current mirror below.
I Call the diode connected transistor as A and the transistor in which the current is being mirrored as B.
If A (m=1) and B (m=3), How should I place the devices. I can only see the following possibilities.
Dummy,B,B,A,B,Dummy
or...
Re: How should we interpret total integrated noise and how would it affect signals
64uV is the RMS value. Yes I know that the low pass filter passes the 1Hz and 100kHz. I would like to know the affect of the noise on these 1Hz and 100kHz signals.
How should we interpret total integrated noise and how would it affect signals
I have an RC circuit with R=10.45 kohm and C=1pF which gives a bandwidth of 15.23MHz. I know that the total integrated noise at the output is ~64uV. I don't think I have a clear understanding of this. Please help me...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
