Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: LAYOUT
guys....
full-custom: you have all the flexibility to create your own structures and polygons in the layout. example :standard cell
semi-custom: there are some preplaced structures in the layout; you have limited flexibity to add and remove structures. Example: sea-of-gates
Re: lvs netlist
do you want a flat or a heirarchial netlist?. if you want a flat netlist to see all the components you need to make sure the "flat" is checked.
Re: Macro & Std Cell
Macro is block....for example memories are referred to as hard macros...in other words clusters of cells bound together in a predefined area. Macro can be built a number of standard cell.
Standardcell is like an individual building block; you can use any number of these...
based on my experience......following are the answers
1) core filler cells: Sometimes in std cell layout there are no taps' to make up to that there are filler cells which have taps in them. These are inserted in the rows based on the design rule requirements.
2) Metal filler cells: Sometimes...
it is possible something might have been renamed by mistake in your layout or if it was disconnected...usually in layout this happens when you open in edit mode ....just some manual mistakes.
The LVS is accurate ...if its reporting some mismatch then ...there is definetly something not right...
compiler interview questions
Hi,
Please can somebody help on what kind of basic design compiler questions to expect on an interview.
Appreciate your help!
Sincerely,
Shubha
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
