Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vsim-3036
Hi guys,
I'm getting this error in Modelsim when I try to simulate my codes:
# ** Error: (vsim-3036) Instantiation depth of '/ldpc_encoder2' is 81. Assuming recursive instantiation.
# Region: /ldpc_encoder2
# ** Error: (vsim-3036) Instantiation depth of...
Re: WARNING:Xst:1290 - Hierarchical block <d_ff0> is u
Tanx. I resolved that issue, but now my "Generate Expected Simulation results" shows me the error:
# ** Error: (vsim-3036) Instantiation depth of...
xst:1290 - hierarchical block
Hi guys,
I'm getting the below error during Synthesize-XST in Webpack 8.1i. Can anyone tell me what to do. There is no syntax error in my program!!!
WARNING:Xst:1290 - Hierarchical block <d_ff0> is unconnected in block <encoder>
here is my...
Hi guys,
I've a problem while working with TBW in Webpack 8.1i. here are my codes:
module encoder(mesg,clk,cwd);
input [15:0]mesg;
input clk;
output [15:0]cwd;
wire [15:0]q; // o/p from the buffer i.e D_FF
wire [15:0]s_p;// o/p from the serial to parallel shifter
DFF...
Hi friends,
I've a 16x16 matrix which i need to store in a memory and use the values for my calculation.I'm coding it in Verilog. I'm not sure how to initialize the memory and store it. The Webpack has tools like Core generator and lot other stuffs. Can anyone tell which one to...
Hi friends,
I need to know what excatly does a pre-silicon validation engineer does? what are the toos and methodologies that the engg needs to know? does JTAG falls under pre-silcon validation?
please help asap
thanks
ldpc examples
hi,
Is there any paper which gives the numerical solution for the iterations carried in the LDPC decoder i.e. like atleast for 2 iterations, the value of check to bit and bit to check nodes are calculated.
sriram
hi,
I'm trying to simulate a simple verilog program(alu operation).i can compile the module n test bench. but when i wanted to simulate it, i'm getting an error
Loading work.test_bench_alu_operation
# ** Error: (vsim-3033) C:/Modeltech_xe_starter/my examples/test_bench_alu_operation.v(6)...
hi friends,
I'm doing my masters in Elect engg.My final proj is on simulation, synthesis and implementation of LDPC codes. when i went through some of the technical papers, they were spking abt various functional evaluation methods (like CORDIC, polynomial approximation, look up...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.