Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Difference between the two cases of the designing a inve
For digital design we use the minimum length for both PMOS and NMOS because we wont care about the output resistance of the MOSFET in the saturation region.
Re: how about dll design
Dear Friend,
When you are working on DLL for higher frequency it is the delay stages(VCDL) is really challenging and crucial design and other thing that is of interest is you should take care of that your DLL should not able to lock at 2T,3T,4T.......etc.......except...
Dear Friend,
May I know how many taps I mean how many delay stages your DLL has got? Because depending upon the number of delay stages we can build up a decoding circuit that will avoid false locking.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
