Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Pay attention that it is not suitable to increase the value of the Kvco. Because it leads make your PLL unstable. try to design your VCO with Kvco as low as possible.
have fun
Re: pole zero analysis
you have to chnage the name of the input signal in the negative node of your OPAMP, and then see the amplitude and phase fo the circuit
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
