Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by songzm2008

  1. S

    Encounter Ant type error meaning

    when I use "Verify --> Verify Process Antenna" to verify ant violation in Encounter, there are 2 resuts ,one is named "Area Ratio" the other is named "Side Area Ratio", Can you tell me what's the difference between those.
  2. S

    Fix the negative Setup time question

    Fix setup violation you can insert buffer,optimize fanout,upsize instance If you fix the setup you must large the require time,so it must inpact the holdtime!
  3. S

    some question about SI fix.

    You can insert a buffer in the net connected with XXX:A
  4. S

    which netlist is compared against the final GDS for LVS

    You also use the final netlist for lvs, Because it is optimized at per step from initial netlist,such as cts,IPO.
  5. S

    Dont touch information dump from Encounter

    Thank you very much!
  6. S

    Dont touch information dump from Encounter

    I want to check the design which nets have been set the dont touch attribure in encounter, Does anyone tell me the command for it. Astro has the command by write_design to dump the file that contains the don't touch/don't use information. Thank you!
  7. S

    Questions about printing out layout in Cadence ICFB

    As I know ,We always use the 2 ways to hard-copy 1.gimp to cut the hard copy 2.press the "Print Screen SysRq" to cut the hard-copy,
  8. S

    Assura LVS Problems about unmatched pins

    Bellow is the assura lvs problem ,Is the option missed in the setting file. Does someone can help me to solve it. Thank you! ################################################### ****** rpposab_ckt(Generic) <vs> rpposab_ckt(Generic)...
  9. S

    Help: Command for magnetplace in Encounter

    Thank you!
  10. S

    Help: Command for magnetplace in Encounter

    There are many pins in the Hard macro,and per pin connects per buffer, I want to place the buffer near the connected Hard macro's pin, In Astro ,I knew the command "astMagnetPlace" can do it! But What can I do for it without setting region in Soc Encounter tools.
  11. S

    [SOLVED] How can I do from gds to RC using Cadence QRC tool

    I knew QRC can extract the RC from LEF/DEF, but if I want to extract the RC from gds,Can you tell the flow for it. Is it the same as Assura RC extract flow ##must run the lvs ,and then RC extarct by rsf file ? Thanks!
  12. S

    How to convert DEF/LEF to GDSII using ICFB without a techfile?

    Do you have Encouter or Astro's technology file, if you have it ,you can use Encounter /Astro to read the lef/def, then export the gds only have the metal /via/pin text.
  13. S

    What is the use of having Maximum Transition Time & Maximum Cap Check rules?

    Re: Max Tran & Cap There are quite diffierent from setup/hold check, Transition is the time delay form 0 to 1 or from 1 to 0, and the capacitance is the cap of the cell's output, so the Transiton and the capacitance must be defined in the library(.lib), the timing delay will be large when the...
See more

Part and Inventory Search

Back
Top