Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When I start license daemon, it fails to run LDV51 and get the following message,
relocation error, symbol errno, version GLIBC_2.0 not defined in file libc.so.6 with
link time....
does anyone has such experience?
how to solve this problem ?
is there any standard to define stream format for Video+Audio?
Video coding in MPEG4/H264
Audio coding in MPEG4/MPEG2/MPEG1 or WMA9
can you recommend some IPs that can process A+V stream?
any standard spec. for stream format . such as MPEG2 transport stream format?
any transport stream...
I have no idea how to learn SOC design.
I want to know how to boot OS. where to store your OS, hardware driver.
any detailed textbook has such exapmle to show overall SOC design from verilog code to Software programming?
Do you have any ready algorithm or c-model that can be applied to ASIC ?
I need Verlig RTL codes to build DVB-T or ATSC demodulator.
1. ADC for demodulator 10-bit precison.
2. DVB-T demodulation algorithm: C-model or Matlab source codes.
3. ATSC demodulator algorithm: C-model or Matlab source...
I need some audio IPs for my project.
codec IPs : WMA9 MP3 MPEG2/MPEG4 Audio formats
Hardwired RTL or DSP software based is ok.
RTL Codes shoulde include verilog RTL codes, C model source codes.
DSP software based: ADSP2181 , TI32050, ARM9, or MIPS324KE
bit blasting
I did have verilogout_single_bit set as false.
but the problem is still the same as follows,
module ABC ( .PTA({PTA3, PTA2,PTA1,PTA0}),...
)
input PTA3, PTA2, PTA1, PTA0;
endmodule
-------------------------------------
I want to retain PTA as bused ports...
bit blast
I have a module as shown below,
in RTL
module ABC ( PTA, PTB);
input [3:0] PTA;
output PTB;
...
endmodule
after synthesis, netlist in Gate-level obtained from Synopsys Design Compiler
module ABC ( .PTA({PTA_3, PTA_2,PTA_1,PTA_0}) , PTB);
input PTA_3,PTA2,PTA_1,PTA_0;
output PTB...
Do you have any experience with Microblaze RISC CPU?
some Xilinx FPGAs have built-in Microblaze RISC CPU.
but we can't see its hdl source code.
where can i find its source code.( synthesizable rtl)
I would like to disable USB flash disk and CD/DVD writer .
is there any setting to disable flash disk ,CD-DVD writing?
i would like to keep data secure .
need your experience
I ''m trying to use FPGA to run real-time 8051.
But my HDL code is not fully compliant with Intel 8501.
do you have 8051 HDL code that is fully compliant with intel 8051
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
