Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by smith_suez

  1. S

    Allegro Constraint Manager

    Hi All, Can we create a match group for pin pairs and set relative propagation rules for that match group? Thanks
  2. S

    useful Lectures in Youtube

    These are some useful lectures which i found in youtube.For People who already didnt know about it i have given the link below....DO go through it https://in.youtube.com/profile?user=nptelhrd&view=videos
  3. S

    serpentine routing in allegro

    serpentine routing I would like to change all my 45 degree angled serpentine lines to ARC at a single shot. Is there any way in allegro?
  4. S

    guide me to design a multilayer pcb

    reference in multilayer pcb design I would also suggest you go through these given books..(ebooks are available in this forum to download) 1)printed circuit board designer reference by Christopher t. robertson. 2)Printed circuit handbook by Clyde f.coombs. Then if you are going to do high...
  5. S

    circuit diagram of a mobile phone jammer and its principle

    mobile phone jammer you can check out this link https://www.ladyada.net/make/wavebubble/
  6. S

    Bluetooth Antenna 50 ohm trace

    can u just elobrate on why you have selected these parameters you have selected Thanks in advance.
  7. S

    REMOVE redundant Via in SPECCTRA

    say for example for a trace in component layer- it has a via but no connection from solder/any other layer.. else vias used uneccesarily for switching btw layer while running passes and after finshing if the vias are not removed(traces are unecessarily switching layers)
  8. S

    REMOVE redundant Via in SPECCTRA

    Hi , CAn somebody help me with this? After auto routing the design with Specctra 1) I want to remove redundant vias 2) Minimize the number of vias
  9. S

    What is the standard for DRC setting ?

    DRC Yes i got that ..but what i was wondering was is there any specific standards that we can follow while we set DRC for a project.Say like we have IPC standards..
  10. S

    What is the standard for DRC setting ?

    Hi ... Is there any standard thats being followed for DRC setting? Thanks
  11. S

    What is the purpose of Version control in a software?

    Version control Is there any EDA package tool which contains version control with the package?? If there is ,do they have version comparison feature too?
  12. S

    what does PASS yield mean in PCB .

    PASS Yield can u elaborate on the yields set by various tests, I mean some examples. Thank you
  13. S

    what does PASS yield mean in PCB .

    PASS Yield Hi everyone.. Can u explain what you mean by Pass yield in PCB . Thank You

Part and Inventory Search

Back
Top