Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have several doubts regarding slave chain and it's operation, please clarify:
1. why to use slave chain, we can use just some register bank? I read that chaining is time efficient, how?
2. there are several types of interfaces to connect these slaves, such as AHB, I2C.. how decide which...
Hi,
For ensuring low power consumption you should follow these design rules:
1. use high threshold device (Hi-VT) so that leakage can be minimized,
2. by modifying the logic structure such that the toggling rate of transistors can be minimized,
3. use gated clocks, so that idle portions of your...
Can anyone please let me know why all feedback loops are broken before doing equivalence check? Is flattening the netlist does this work, if not then why we flatten design before LEC, I read it makes scan chain and CTS logics identifiable to tool for mapping????
Thanks in advance.
Hello there
what is difference between layout exchange formate and library exchange format? are they both represent the same thing or are different??
thanks in advance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
