Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Sigma|Six

  1. S

    The basic differences in the architecture of IBM and INTEL

    IBM and INTEL.. Hi Leoren, I can't comment much interms of architectture. As there are too much difference in between 2. Intel is famouse of its x86 processor architecture. IBM is well known of their IBM Power PC Core. ARM is other big player in the embedded Markert for the ARM Family. Maybe...
  2. S

    Interaction Device Driver and Kernel

    Hi, I have a question that I can't really have a strong answer to convince myself. Question: 1. Is Device Driver a Subset of Kernel ? or both are sitting in the same hierarchy ? 2. When Developing a Board Support Package for a new board, how's the kernel going to affect the device driver...
  3. S

    Need materials to learn Linux for developing embedded systems

    new to linux Hey Shameem Guess you need to find some ebooks in EDA forum to get yourself familiar with the following subjects 1. How to boot your device in Linux, keyword XLOADER, UBOOT 2. How to build your Linux Kernel 3. How to build the Root File System for your system, keyword : BusyBox...
  4. S

    Xilinx or A'ltera FPGAs? please participate...thanks

    Altera commits on its product delivery on schedule, more reliable for mission critical/mass production. Xilinx has a lot of fancy thing. Also I like Quartus II than ISE.
  5. S

    FPGA Softcore implementation

    fpga softcore Hi Guys, Recently I am studying NIOS II processor, yes it's a softcore. I find that using a softcore is not easy at all for a lone ranger developer as you need to take care of the system library (Hardware Abstraction Layer) which corelate directly to the HW design. Then you...
  6. S

    How to Filter periodical DC noise in DC Power Supply Lines?

    power supply noise Hi, My DC power supply system suffers from a periodical noise 1V p-p at the ouput. The bad thing is it couples into the other subsystems~! OMG The input of the system is derived from 5V & 12V of the ATX chassis, and I have determined that the 1V p-p is actually comes from...
  7. S

    How do we protect Verilog/VHDL IP cores?

    IP CORES Protection Hi, if you do not want to give the HDL source code to your customer, just simply don't give to them. If you affraid that someone will decode your IP from the BITSTREAM of the FPGA devices, may be you should look into this link, Altera does put some efford to this matter...
  8. S

    What is different Between Xilinx and Altera?

    What is different Between Xilinx and @ltera? The difference of the architecture should no be a problem to a beginner. The architectures are like LEGO building blocks, different company has different shapes but you can still make a LEGO car out of the blocks. Get it? Once you become advance...
  9. S

    What is the voltage as shown in this circuit?

    Hi Powersys, I agree with Maxelleb's thought. To make thing simple, you are measuring the potential of the 2 points, volt meter is always in high impedance when measuring voltages so no current occur. No current occur means Diode not possible to bias. Hence forger about the current flow. in...
  10. S

    Interfacing NIC with microcontroller

    Hi Venkata, please have a look in www.zworld.com or www.rabbitsemiconductor.com. There are modules where you can easuly interface with NIC through TCP/IP or UDP. Although it's slow, it's affordable.
  11. S

    HighSpeed Clock Subsystem Design

    hi rfmw, it's a system level design, not chip level. your advice are appreciated. I am studying a design where the design uses PLL chips to synthesize the clock in PECL. Distribute all the clock in PECL. and ultimately change it to ttl level. Since it is ultimately changed into TTL level for...
  12. S

    HighSpeed Clock Subsystem Design

    Hi All, I need to build a new HighSpeed Clock subsystem. It should run at 800MHz to 1Ghz Other than jitters, what are the characteristic that I should aware of? Any good reference/books? :?::?:
  13. S

    Electronics Engineer Freelancers website

    Hi, would like to create a Electronics Engineer Free Lancer Home Base. Those who is interested in the Free Lance Job. Please state: Name: Contact: Email/Phone Country: Core Competency/Skills: FPGA/High Speed PCB Design/Analog + etc... Added after 2 minutes: For those who are looking for...
  14. S

    Orcad Capture PADS Layout

    orcad capture to pads logic Hi all, My previous experience was with PROTEL DXP where everything is integrated. I am not asking this question as newbie of PCB design. Is due to "culture shock" in using different EDAs. I would like to do my schematics capture using Orcad Capture CIS while doing...
  15. S

    Interfacing a graphical lcd to my computer

    Hmm...very similar to Sitronix Driver... Well, I have some experience on Sitronix Dot Matrix Display. First I am not sure if you have enough digital control on parallel port for this applications. you have to control D0 to D7, A0, CS0, CS1 and preferablely /WR. you will have to switch between...

Part and Inventory Search

Back
Top