Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Op-Amp is the building block for an Analog Designers
So if you know Opamp designing you have tasted analog desiging.
The critical part of Analog Designing is about handling the errors ,timing problems
Re: dynamic logic
Dynamic Logic is faster than Static CMOS. Moreover different styles of Dynamic logis makes even faster like Domino, Zipper.
IN dynamic Cmos you rarely use PMOS ,PMOS tree
cadence swappin script
Thanks Ahmed,
Could you please guide me the process of writing the SKILL script and calling it.
or
any documentation on Skill
Thank You
Shiva
dac sigma delta modulator verilog code
it is Important to know the specifications of the ADC to Design the ADC
Moreover Digital filter will consume lot of time
cadence script
Hello ,
I am a Student at San Jose State University.I wish to know how to integrate scripting languages like OCEAN, PERL,TCL etc in CADENCE IC DESIGN.
I am using Cadence Virtuoso.
Kindly let me know.
Shiva
:D
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
