Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Latch
Hi,
I think for mixing clock domain or to solve skew problem latches are used, when you are mixing two clock domins you may get skew , because of skew you may lose the data, in that case these latches hold data and avoids lose of data.
Re: DFT :design for test
Testing is requried to prevent bad product reaching the customer. when you add testing logic to your design it comes more testble(i.e controllability and observablity of the design). so that probability of bad product reaching the customer decreses.
Re: what advantages does DC XG mode have over the old versio
Hi, Dc runs faster in XG mode and consume less memory(for writing output files).
I have a document attached with it that may be useful to you.
Regards
shivakumar
Re: Synthesis
synthesis basically optimization+translation+mapping(to technology lib). After synthesis u can get the netlist in .v or .vhd . you can check this netlist by running your test bench.
I think u can also perform formal verificaton that is RTL vs netlist.
standard cell track
hi,
Usually , horizantal routing track width depends on (M2 min width)
vertical routing track width depends on (M3 min width) assuming VHV routing architecture..
Normally M2 & M3 will have same min. and max. dimensions
amara i am basically into DFT i u want...
routing track standard cell
Hi,
Normally Cell height = integer multiple of (horizntal/vertical)routing pitch or track.
for power & ground = need 4 tracks
for I/O pins = need 4-5 tracks
for routing = need 2-3 tracks.
So a standard cell can be available in 9-12 tracks...
Hi all,
I am trying to insert Boundary scan to my design first time (using BSDArchitect). After inserting the Boundary scan i got 4 file (.bsd, .v, _tb.v, top.v).
problem is it has inserted pullup to the TMS, TRST, TDI and this is causing problem in synthesizing(i am using DC for synthesis) pull...
Re: [Help] How to learn DC?
Hi,
Best way to learn DC is through by studying DC manuals, before that get an account in the solvenet its very usefull. you will get answer to your most of the questions, i think you can also get so many usefull materials.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
