Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by shiva

  1. S

    muliple access vs. interference channel

    yes , In mesh architecture we use the term interference channel or self interference. where 2 radios communicate with each other ignoring the other based on signal power(treating other as a noise).
  2. S

    can anybody explain me what is SDR Frame Work

    SDR Frame Work Hi , can anybody expalin about SDR Frame Work. thanks!! Rgds, shiva
  3. S

    its very urgent...can you do it for me

    i want only state diagram if you can....if you can suggest me circuit itll be better
  4. S

    state diagram to check whether a serial data (msb first) is

    state diagram to check whether a serial data (msb first) is divisible by 5
  5. S

    suggest a scheme to form a ( 5 / 2 ) multiplier using DFF's

    suggest a scheme to form a ( 5 / 2 ) multiplier using DFF's ??
  6. S

    can u solve this for me...

    For a system working on fixed 500 MHz. a- it is found to have setup time violation. Whether this problem can be rectified? If yes, how. b- If it is found to have hold time problem then do the same as above.
  7. S

    its very urgent...can you do it for me

    divisible_by_5 design a state machine for a serial input number to be divisible by 5. if the number is divisible by 5 (101, 1010,…..) output 1.
  8. S

    How to restore Program counter from Abort Handler

    Hi, I am using ARM7TDMI in my application.In my application, I am accessing illegal memory address (Ox7FFF FFF0) that causes to Data Abort. while entering in to the DataAbort Exception, the Link Register (LR) gets updated based on the Program Counter. i.e LR = 0x7FFF FFF8. and then it enters...
  9. S

    fpga implemantation of algo

    hi can anybody tell me any sort of algorithm very much in dmand in industry,that can be implemented on fpga and has not been done yet any hing related to dsp or say vlsi physicadesign or say related to networking and so on i want some good and relevent objective for implementaton on fpga
  10. S

    Online IC layout training

    ic layout class you can go for live webcast on techonline.com on defrrent technologies,you may get some help there.
  11. S

    Difference between PLD, CPLD and FPGA

    difference between pld and cpld though it is a very common quesiton but see pld stand for "programmable logic device" and CPLD for complex pld then FPGA for field progrramable gae array"see they are reprogrrammabe logical devices mace of some basic units may be a gate or mux or decoder depends...
  12. S

    Is the transport delay model in VHDL a synthesizable construct?

    is the transport delay model in vhdl is a synthesizable construct?
  13. S

    std_logic type question

    other logic states are also there as well say for example 'z' is high impedencce used mostly for bus probing,then a unknown state means the voltage level is in between high and low logic so undetermined then then the case with weak 1 and 0 more prone to noise than the strong one.hence bobth...
  14. S

    W/L ratio in common source CMOS amplifier circuit

    in common source cmos amplifier circuit which one is prefarable to to decrease l/w ratio for pmos or to increase the same for nmos for increased performance
  15. S

    I/O circuit design and layout

    hi u can get good help by the "art of analog layout" by allen hestings(available in the board)

Part and Inventory Search

Back
Top