Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by shanmei

  1. S

    how to calculate the opamp offest influence to the output voltage

    Do you mean the Vos applied to the negative input of the opamp, it is also equivalent to apply Vos to the positive input of the opamp? 1659043316 But the offset is applied to the negative input of the opamp, not the positive input of the opamp
  2. S

    Cadence 6.16 monte carlos simulation

    I ran the test, there is transit signal plotted in the test sim. I saved the plots. The psf file has only one transient plot. Thank you.
  3. S

    Cadence 6.16 monte carlos simulation

    How do I plot the transient signal from Monte Carlo (MC) simulation? It only allow to plot DC values from MC sim. Thanks.
  4. S

    voltage change on the capacitor

    If a capacitor has 1V on both the top and bottom plate, and a voltage source 2V is short to the bottom plate, the top plate voltage is floating and it will change to 2V? How to understand the top plate voltage will change to 2V? Thank you.
  5. S

    TSMC monte carlos sim

    I am using t smc 0.18um cmos mixed signal RF general purpose process. When I do the monte carlo simulation for some resistors, it shows : "Monte carlo run stopped because no statistical data generated for the test. " There are several sections needed to be added for the resistor MC...
  6. S

    psrr of the opamp

    Thank you, Victor. Yes, ground is much cleaner.
  7. S

    psrr of the opamp

    Thanks, Vitor. Is this circuit from any paper?
  8. S

    psrr of the opamp

    This is the famous opamp architecture with good negative supply (V-) PSRR. M7 blocks the the ac signal from node A to C. There is a condition that the bias node B, the gate of M7, should be ideal, with no ac signal. If I use a diode connection M0 bias node B. Then there is ac signal from V-...
  9. S

    Split capacitor topology in SAR ADC

    Not directly related. This shows the mapping. Assume in the LSB array, a capacitors connect to Vref, and (8-a) connect to gnd. The Vref map to the Vb is scaled by 1/2^6. Thanks.
  10. S

    Amplifier 2nd second stage topology clarification

    The Acl is GBW / F3db =400MHz/20MHz=20, why Acl = 0.5 ?
  11. S

    Split capacitor topology in SAR ADC

    Does anyone know how the author directly obtain red cycled part in the equation? Thanks. Source: https://studylib.net/doc/18887148/design-of-a-12bit-500ms-s-standalone-charge-redistributio...
  12. S

    OpAmp bandwidth requirement

    1: From this link: https://www.ti.com/lit/wp/snoa829/snoa829.pdf?ts=1593181609815&ref_url=https%3A%2F%2Fwww.google.com%2F For a 12-bit accuracy, the input signal frequency f should be less than 0.0156fu. fu is the -3dB cut off frequency of the close loop. f=0.0156fu . if \[ \tau \] is the...
  13. S

    Linear S21 in ADS s parameter simulation

    That is a very smart approach. Thank you.

Part and Inventory Search

Back
Top