Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by shakeebh

  1. S

    FDTD simulation of lossless metals

    Hi everyone, I want to simulate waveguides made up of lossless metals. For such structures, metal's refractive index is purely imaginary. What implication does it have for courant factor? We know that S <= min(n)/sqrt(#dimensions). Since minimum refractive index in my simulation is now zero...
  2. S

    Problem with code for simulating plasmonic MDM waveguide using MEEP

    Hi, I am trying to simulate using MEEP the propagation of symmetric plasmonic mode in 2D MDM waveguide. After few time units, the field seems to blow up for some unknown reason. The next thing I did was to add some adequate loss to my metal and that managed to contain things, at least so long...
  3. S

    comsol 3D waveguide simulation

    I am trying to simulate nonlinear optical effects in a 3D waveguide using "3D transient wave propagation" module in Comsol. Using "2D perpendicular propagation" module, I have already calculated the field distribution in linear regime of the particular guided mode that I want to simulate. Now...
  4. S

    Interpolating nonuniformly sampled data - urgent!

    Hi, I need to interpolate in Matlab non-uniform samples of data through six-points cubic interpolation. As the one in matlab uses four points scheme, I am forced to write one for my own. Could someone point me out a paper or book chapter which deals with such a case? At best, I would really...
  5. S

    converting verilog code to gate level design..

    OK I am struggling to make it work on Leonardo Spectrum. Unable to find gtech.db thing, I copied gtech.v from Synplicity's installation copied it to leonardo and after a few hit and try attempts reshaped the TCL commands u gave into an acceptable format to Leonardo. The output verilog code is...
  6. S

    converting verilog code to gate level design..

    Thanks for the reply ram. If the way I put it was not patent enough, I actually want a gate level description in verilog. I have a very long design in dataflow and behavioral model and it will be extremely cumbersome to convert it manually. However, I will really appreciate if you (or anyone)...
  7. S

    converting verilog code to gate level design..

    gtech verilog model Hi all I have a verilog design described in dataflow model and want to convert it into equivalent gate level description. Is there any tool that can automate the task? And will ModelSim be able to do it? Thanks
  8. S

    What is the best book to understand DSP?

    The Best Book I had done it from Discrete time signal processing by Oppenheim. I will say that it's not one of the most easy to follow books written for the beginners but if you are apt at mathematics then you probably don't need to look at any other text. However, do see projects and...
  9. S

    Timing closure is the solution?

    thanks a lot skyhigh for that reply. but i am afraid that my problem doesnt solve here. Actually I am getting this problem while trying to integrate asynchronous state machine modules. I will be precise now. I wrote a code of one module (of asynch state machine), tested it individually and it...
  10. S

    Timing closure is the solution?

    HI ppl I am trying to integrate my smaller modules together to complete my design. The problem is that my post layout results of each module is fine as long as I test them individually. But when I integrate them with each other into a system, they start acting crazy. I tried to relax clock...
  11. S

    Error in synthesis with Precision RTL

    precision rtl synthesis combinatorial loop Hello everyone I am trying to synthesize the following code with Precision RTL synthesis 2005b.91 but the synthesis fails with the following error: Some input to a binary operator is directly connected to its output -- ifhs1_rh1_ix1 here is the...
  12. S

    Error in viewing technology schematic in Leonardo spectrum

    Hello all I am trying to view technology schematic in leonardo spectrum 2005a.82 from Xilinx ISE Foundation 6.1.3i. But whenever leonardo spectrum opens, it gives me the following error: Error, cannot find file 'bidirdel.xdb' where my verilog code file is bidirdel.v Can anyone suggest a...
  13. S

    Software for simulating optical systems

    Hi all, can anyone tell me which softwares for simulating systems related to opto electronics and optical fiber communications are there for free? or at least limited versions with which one could design and simulate something? Thanks
  14. S

    which book to study optics from?

    Hello all I want book recommendations from you people on the following subjects: 1) Electro-optics, photonics or quantum electronics (I have heard that these terms mean almost the same thing) 2) Optical communications and computing 3) Optical Engineering 4) Fourier Optics 5) Non linear optics...
  15. S

    optical systems design software

    Hi all i want to know about optical/photonic systems design and simulation softwares. so if anyone of you use one, kindly share your opinion about it. thanks
See more

Part and Inventory Search

Back
Top