Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Help with UVM compilation msg "Clock skew detected. Your build may be incomplete"
Hello -
When compiling UVM using VCS, I am getting the following message.
make: warning: Clock skew detected. Your build may be incomplete.
Any help of what this means and how to fix it?
Thanks.
Hello -
I am new to UVM and want to compile uvm code in VCS. I downloaded UVM1.1d from Accellera website. I am using VCS Version A-2008.09.
The environment variable UVM_HOME is set to .../src/
I have tried compiling the hello_world.sv program using the following command:
vcs -sverilog...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.