Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
[Pancho,
I have attched theformula that I wan to use to calculate NF.
I should mention that Rind is :parasitic ressistance of inductor and RS is :source resistance
parasitic capacitance is ignored in this formula.
Pancho,
I am sorry about that.you are right ,it is a while I did not use Cadance.
I read those link that you send it.
I understand NFdsb, NFssb , NFasb somehow.
Actually ,my circuit is an N-path filter and I use switch and capacitor which frequency conversion happens by using the switch.
why do...
how can I create skill code for post prcessing?
In the link that you sent me ,it only shows how to create netlist
- - - Updated - - -
could you please tell me how to create skill code for post processing ?
Thank you very much pancho for your reply,
actually,I did pss+pnoise for pre-layout simulation ,but result does not make sense.
I have attched the setup of pss and pnoise and also shematic .Can you please take a look to see what is wrong?
Thank you very much pancho for your reply
I think I understand now.I have a question regarding Noise figure .
My question if how can I simulate noise figure of this circuit ?I use pss+pac to see transfer function of the filter .what analysis I should use to see noise figure of the circuit?
I understand what you mean Pancho.
So, my question is: Assume I design a filter in CMOS 130nm Technolgy ,I create the layout for it and Then I should send this circuit for fabrication.
After my circuit is build how should I MEASURE this circuit(Filter)?
I mean, assume I build this circuit (This filter).
I use the probe station to measure the transfer function of this circuit. should I measure the S parameter of the circuit(Filter) to see transfer function?
Hi Pancho,
Thank you very much for your reply,
I have a qustion about the measurement of this kind of circuit .I use PSS+PAC to simulate this circuit
how should I measure it?Should I use S -parameter to measure this circuit?
Thank you for your reply Pancho.
I am confused with something, you said circuit might be unstable and try to change the layout. So, you ask me to do a transient analysis from 0 t0 45n.I did transient analysis from 0 to 45n for pre-layout simulation for fclok =1.25Ghz. I should mention that...
Hi Pancho,
I have attched the dft of the output signal for fclck=1.25Ghz for pre layout simulation.
What node do you observe ?output node
I use this expression of dft:
dft(VT("/net3") 5n 45n 512 "Rectangular" 1 "default" )
I have to mention that this filter include clock generator that produce 4...
Attched is dft result of the filter with fclck=1.25Ghz and stop time=40ns for pre layout simulation.
I use this formula for dft .
dft(VT("/net3") 0 40n 512 "Rectangular" 1 "default" )
Can you please take a look
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
