Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sami_1

  1. S

    setup hold timing during post layout simulations using ncsim

    When doing post layout simulations, ncsim is given both sdf and library_model.v files. The library_model.v file has all the models + timings for the cells in the libraray. The default is 1ns for both setup and hold. When doing simulations using ncsim, are sdf values taken into acccount only and...
  2. S

    How to synchronize data or signal from different clk domains

    You can also use control signals originating from the domain the data is in . Synchronize using double FFs the control signal in the other domain and only then take the data in the other domain. Need to make sure that the data does not change after control signal is set in the first domain however.
  3. S

    Scan test theory for ATE

    can somebody explain scan test for ate ? thanks

Part and Inventory Search

Back
Top