Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
reduce vco gain
I think the Kvco is affected mainly by the efficiency of your varactor. If the capacitance of the varactor linearly changes with the applied volt, This will make your vco more linear. Also decreasing your frequency range makes the vco more linear.
The most important thing here...
calibre opc
Hi All
I want to know the function of this tools "Calibre OPC & RET ". I know the functions of DRC,LVS and PEX but I don't know what is OPC or RET. I need exactly to know what is OPT and RET and what is its uses.
Thanks
Regards
Ahmed Salem
how to compute vco gain
I don't make it using hspice. Unfortunately I don't have any idea about it.
I used the Specter simulator under cadence tools.
I plot this curve using the pss simulator you can read more about it in the documentation manuals of cadence.
I Hope that help you
mim capacitor
MIM Cap (Metal Intrinsic Metal capacitor)
is a metal to metal capacitor manufacture by making two metal very narrow to each other to increase the capacitance.
In manufacturing the MIM cap have two special metal layers for it and this two metal layers mainly be founded in the...
I think choosing the loop bandwidth is depend on many factors one of them is the fref and the other is the lock time (settling time) the loop B.W must be smaller than the fref/10 as a rule of thumb for the loop stability also must be larger than 2/Tsw where Tsw is the settling time.
Example...
Hi all
When I trying to save a plot output from simulation in cadence tools as an image i have this problem.
I save the plot using :
File>>save as image>>OK
I choose Location, extension and the name of the file.
like /home/snapshot.png
The output is very strange :cry:
The output is an...
you will be sure.
I spent about 3 month trying to install cadence in alot of distributions (Suse 10.0, Suse 10.1, Fedora 6 , RHE 5.0 , ..) :cry:
I succeed to install it on Suse 10.0 with the instruction of Ahmed_abdulghany post :D but it was unstable and give some errors. :|
Then I update...
mfile to exe
Search on Help and u will found how to use it
Also if u don't have this matlab compiler tool box try to download a full version of matlab with compiler tool box.
I think I tried to do that before and I am failed
If this work with plz confirm.
BER on Matlab
what a strange result
This result mean when you send 1 u receive it 0 and when u send 0 u receive it 1
I think u must check ur code and the way u model the channel and the way u calculate BER
Remember BER = number of error bits / total number of bits
It is prefer to install it on old distribution like Red Hat Enterprise 2 I think it is hard to install it in a FC6 (I tried before and I failed )
You can see this topic it have a very good and important information for you :
a simple question
They use Tb not Tc because the information bits is sent every Tb not every Tc.
so when we calculate Eb/No , Eb here is the Energy Per information bit so we multiply with Tb.
If we multiply the Ps with Tc it is not the information bit energy now it is the energy per chip bit.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
