Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Guys,
Somewhere, I have read like we need to set clock domain crossings as false paths.
Why do we need to set clock domain crossing paths as false paths?
Can anyone give explanation with some example?
Thanks in advance
Why do I need to create TLU+ files from ITF file? Why cant I use ITF file directly? What makes the difference between ITF and TLU+ file?
Thanks in advance,
Kasyap
At CTS stage we have to give the maximum skew and minimum insertion delay as constraints. After clock_opt if the design does not have min insertion delay the tool tries to add delay line to the clock tree. My question is why we have to maintain that minimum insertion delay as a constraint...
Where can i find the gate length of a particular standard cell in my library?
Do we have any command to know the gate length of cell?
Are the process and technology nodes equal or different?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
