Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thank you..
I am getting the oscillation in prelayout simulation and post-layout simulation with "C" extraction only. But if i simulate post-layout with both "R"&"C" extraction then its unable to oscillate.
Can you please guide me how to solve this problem...
hi,
i have given the conditions:
In PSS:
Beat frequency: 2GHz
Number of harmonics :2
errorpreset:Conservative
tstab:450ns
In Pnoise:
sweep type:Relative,
Relative harmonic:1,
sidebands:7,
noise type:sources.
Do i need to set any other options.Plz guide me..
hi,
I am getting the results In VCO prelayout simulation,but in post layout simulatiuon following errors are coming....
ERROR (SPCRTRF-15050): V(net5,net7) is too small to reliably detect the period of the oscillator.Perhaps nodes with insignificant signal levels were chosen, or perhaps the...
Re: Tuning range calculation of VCO
Thanks a lot..
But if a VCO is tuned from 2.25GHz to 2.63 with oscillation freq of 2.37GHz...
Variation in capacitance of MOS varactor from 0.32 to 0.97 then what will be the percentage tuning range........
Hi friends,
i am designing VCO using UMC 0.18um CMOS tech.
If i replace the parasitic inductor with technology inductor of the same value then i am unable to simulate it......Can anybody please tell the proper way to simulate it.....
i am using inductor in VCO design from UMC 0.18um tech library.It has three terminals, i have tried by connecting third terminal to VDD & GND but unable to simulate it.
kindly help me regarding this issue....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
