Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by rui_yang

  1. R

    synopsys nanosim simulation error: segmentation fault

    Hi all, I used synopsys nanosim to simulate verilog netlist. The verilog netlist is generated from DC. But when I run the nanosim, the segmentation faults came out. What are these faults mean? How can I solve these?? Thanks for any help!!!
  2. R

    how to create simulation files using Cadence SOC Encounter ?

    Hi all, I'm a student learning to use Cadence SOC Encounter to generate necessary files which will be used in Nanosim simulation. I can get the verilog netlist file and .spef after P&R using encounter. How can I get the SPICE models file(.mod) ? Do I need some other files when I'm going to use...
See more

Part and Inventory Search

Back
Top