Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks a lot leo_o2...
---------- Post added at 12:25 ---------- Previous post was at 11:46 ----------
can anyone post image of half dummy used in layout...
Thank you leo_o2..can you explain the advantages of using half dummies?
---------- Post added at 05:50 ---------- Previous post was at 04:58 ----------
Following link is explanation of sizing of dummy transistors
https://www.edaboard.com/threads/151876/....
Thank you for your reply but in that document there is no description about half dummies...
Can anyone explain about role of dummies in manufacturing process?
can anyone explain briefly about advantages of using half dummies in layout?
I think dummies are used to prevent over etching of poly..pls explain purpose of dummies..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.