Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if your using surface mount parts.. do not put vias on the surface mount pads. when the board gos through reflow, the solder paste will get wicked away from the surface mount pad down into the hole of the via and the chance of a bad connection or tumbstoning gos way up.
if the blue layers are top and bottom then the red layer will be shorted throgh the via.
if you were rouning layer one to layer 2 and the via was over layer 3 but not touching layer 3.. thats ok if you are using whats called blind vias. I do not use blind vias as it costs more and there are...
thanks for the replys
I found the answer.. Assura is .. well its different.
so heres what i did.
1 in the LVS window click View Additional Functions
2 the window will drop down to expose 6 options you can click on. click on "Use joinableNet Function
3 a button will appear just to the right...
I have a lot more experence with calibre and not so much with Assura.
I have a large analog block with a net that will be connected at a higher level. so lets call this net GND. in my block i have 3 lower lever blocks that have GND inside them, they are not connected at this level. but, i want...
Hi all, this is my first post here
I have been doing layout design for 13+ years. worked in big and small companys/projects. done analog, rf and cmos design.
3 weeks ago I started with a small company in austin texas. they had no layout team and just a few circut designers.
for layout...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
