Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by rock_zhu

  1. R

    Buck Converter Question.....

    what about tapped buck dcdc converter. I don;t know exactly
  2. R

    efficient layout of an integrated buck converter

    Re: integrated buck converter layout 3. The metal routing and wirebond connections should be "balanced" - meaning that current should be distributed as uniformly as possible over the power array area. The current in the devices should be uniform over the array. Max ---------- Hi, I...
  3. R

    DC-DC , about gate drive circuit.

    Hi, all There is a urgent question about the power pmos and nmos gate drive circuit. The gate drive circuit is composed of invertor chain. PG and NG are the gate node of PMOS and NMOS respectively. we know that for efficiency consieration this time interval should be in a range. If the time is...
  4. R

    Need your help. BGR test result analysis

    Hi all. My BGR was fabed out recently. The spec output voltage is 1.2V . But the results show Vref distribution as gaussion from 1.0V to 1.4V. This BGR was fabed in a new process which combines with a cmos process and some 5V transsitors. This BGR's architecture was verified by other process and...
  5. R

    DCDC internal Oscillator output Frequency accuracy

    thanks. dick. I don;t know whether a high accuracy osc is needed. will the frequency affect the output ripple or others?
  6. R

    DCDC internal Oscillator output Frequency accuracy

    oscillator output frequency Hello. I am trying to design a buck dcdc convertor. And a ring osc is needed. I wonder is it necessary aim to get a high accuracy osc output frequency. If the frequency varies with PVT seriously. what will happen? Thanks in advance. Is there any book analysis PWM...
  7. R

    Capless LDO design stability problem

    ldo stability schematic yes. plz attach the shcematic. You should take care of the SR when make use of NMC architecture.
  8. R

    Simulation of LOAD TRANSIENT ANALYSIS OF LDO

    ltspice simulate load transient I usually add a PWL current source as load. then do .tran
  9. R

    problem about LDO design-change of ESR changes pole

    problem about LDO! make use of one stage amp U will get a stable LDO
  10. R

    problem with LDO design!

    plz refer to the attachment for the spec defination of LDO.
  11. R

    problem with LDO design!

    vdrop=0.5V don;t mean vin-vout=0.5V. The output voltage depends on the application. vdrop means the lowest vdd(vin) that could regulate the whole loop to operate normally. for example, If vout = 1.2V, vdrop=0.5V, with this case the minmum vdd(vin)=1.7V. the vdd(vin) must be a voltage range not a...
  12. R

    Problem about postnetlist with RC

    I want to get to know is the parasitic resistor which is extracted in postnetlist include metal parasitic resistor? what is this parasitic resistance depends on in GDS? Thanks.
  13. R

    How to choose the optimum value of m for a fixed ratio of W/L?

    a strange question different m have different source and drain area which reuslt in different parasitic capacitator. m also affact Vth. Generally we decide a unit width to get good matching.
  14. R

    BGR test result is higher than simulation result

    1.25V output is PKG test result without trimming1.25-1.185=65mV, is this normal?

Part and Inventory Search

Back
Top