Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the error amplifier as well as the pass transistor must have very high gain
Only then the psrr will be high. Try increasing the gain of the error amplifier as much as possible..
Added after 1 minutes:
a minimum of 60dB is required from both the stages for getting a high psrr
FULL CUSTOM DESIGN
hello!! i m new to full custom design. i m supposed to design a 4-bit counter that should be able to operate at 3.5GHz on schematic and 2.5GHz on layout in tsmc 180nm technology. plz give me some guidelines and suggest some material to study..........
i need to design a low dropout regulator with the following specifications:
350um technology
Vdd: 2.5v
Vout: 1.8v
max load current: 10m A
load cap: 10p F
phase margin: 40 degrees atleast
PSRR: -40dB atleast
plz tell the w/l of the pass transistor from the above specifications...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.