Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, I mean balancing current or maintaing constant voltage in the transistors.
How to achive this in layout because in some schematic they specify current to be matched or voltage to be matched.
I need to know rules to follow ( Ex: like for common centroid distributed, compact,same...
lvs options allow
Hi Dude,
I got struck in LVS while running LVS, segment resistor are not recognize as a single resistor and also in LVS Setup option its showing below message
LVS REDUCE SERIES MOS NO
LVS REDUCE PARALLEL MOS YES
LVS REDUCE SEMI SERIES...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
