Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am designing a FPGA using DEO-Nano Development Kit. I need a source code in verilog HDL which can count the number of pulses. The pulses are to be input into FPGA from external hardware after the enable signal is triggered to the external hardware. And the counted pulses are to be read or...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
