Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
I am using Calibre for LVS check in the design of a differential pair amplifier with active PMOS loads. I have been able to properly match all terminals, nets and instances. However, I get a discrepancy about capacitors (one of them is referred to as CC14) as follows (screenshot also...
Thanks for your quick response. I will try to give further detail.
For example, I want to obtain which is the AC magnitude at 1MHz for different nodes. Therefore, I included the following expressions in my analysis:
Weridly, only two out of four, even though the expressions are equivalent, are...
Dear all,
I am designing a differential amplifier with Cadence Virtuoso IC 6.1.5. I set some expressions to be evaluated in ADE XL environment (gain, bandwidth, phase, etc.), which are correctly given in the Simple Run test. However, when I run the Monte Carlo analysis, only the signals are...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
