Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Radek

  1. R

    Oregano 0.40.4/Ubuntu and problem with ".model" st

    Hi, I have small but irritating problem with Oregano when trying to simulate a circuit. It gives an error: "Q_Q1: can't find model: NPN" (for an example using a NPN transistor) It can be remedied using "Generate netlist" option and putting ".model NPN NPN" statement into it manually. However...
  2. R

    Need some advice on starting working with PICs

    Re: Start with PICs The best way to start would be with a simulator. I suggest strongly misim: **broken link removed** You can write assembler code in it, debug in it and have some virtual peripherals as well. For choosing a real PIC then it will depends for what you need that µC. I started...
  3. R

    Ubuntu 5.1 Xilinx WebPack8.1 problem with cable drivers...

    ubuntu linuxdrivers.2.6.tar.gz Hi, Finally got my CPLD chips and was going to program them via Impact. I have PLDIII parallel interface what Impact is supporting directly. However to make it work I have to compile the modules to be found here: **broken link removed** Downloaded, unpacked and...
  4. R

    Starting with CPLD and some question

    For some time I will be using CPLD mostly as replacement of my previous cmos 40xx series chips. There are usual logic gates only and it will be sufficient for my project. But later I will implement clocking for sure. Actually I'm even thinking about using some µC for that as it can act as clock...
  5. R

    Starting with CPLD and some question

    Silly of me... I can always put a diode for a drop of voltage with added plus of reverse voltage protection. Because I don't plan use CPLD with any higher clock the current flowing via diode should be minimal. Well... I just didn't know if input clock is necessary for CPLD to function. But it...
  6. R

    Starting with CPLD and some question

    Hi, I'm going to start using CPLDs chips from Xilinx soon (with the XC2C32 and XC9536XL) and was digging for information about them for a while. Finally installed the WebPack software (the Linux version), get comfortable with it (syntesized one design too) but I'm still learning.... I have...

Part and Inventory Search

Back
Top