Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by R1kky

  1. R

    is there any issues with gold wire bonding on die aluminum bond pads

    a long time ago i've heard about some issues with wire bonding with gold wire on aluminum pads. tried to findout something about that but i don't find anything. any ideas if there are any issues with that [gold wire bonding on al pad] or not?
  2. R

    confused, IO, bond pad etc

    so, i understood next 1. there are typical pads used for the placing bumps or stick the wires (for flip chip and wire bond cases) 2. typically there are ESD/latch-up (btw, what does latch-up mean in few simple words?) protections between io and pads
  3. R

    what the max current value for the die bump to package ball connection (through via)

    Hello, does anybody can advise what restrictions for current through vias of package substrate and so on for the bump-ball interconnections? what parameters influence on this (max current) value (material, thickness?)? apreciate your help. - - - Updated - - - as i understand there are next...
  4. R

    confused, IO, bond pad etc

    i finally confused - help me please to clarify in comparison - what is io, what is bond pad, what connection between them?
  5. R

    Packaging, start point, dummy questions

    Hi All, please advise the first steps in study in packaging area for ASIC designs. books (IC Layout Basics - A Practical Guide?)/approaches/etc for example what are the key advantages of flip chip against wire bond? in case of io placed on perimeter of die, with low lead number. does it mean...
  6. R

    What is "thermal via" in substrate of package

    Re: What is "thermal via" in substrate of package thanks a lot for overview, does it work for as well for plastic packages as well? - - - Updated - - - thanks a lot for overview, does it work for as well for plastic packages as well? for my understanding (please correct me if i'm...
  7. R

    What is "thermal via" in substrate of package

    unfortunately didn't find exact explanation of what is "thermal via" what is the main difference to simple via. please explain. sorry for dummy question.
  8. R

    available area I/O libraries

    i suppose no, it's a pity.
  9. R

    available area I/O libraries

    does anybody heard about that?
  10. R

    available area I/O libraries

    any info will be appreciated :lol:
  11. R

    available area I/O libraries

    technology 40lp, there is no a lot of information regarding that. but if talk about the possibility - i didn't find info about area-IO, would you be so kind to advise such?
  12. R

    available area I/O libraries

    so the question is in subject - please help me with area I/O libraries, what would you advise? - - - Updated - - - it about which shown on (b) image **broken link removed**
  13. R

    How to chose metallization MxMyMz in design

    i guess it's enough for me for now, thanks a lot for your attention.
  14. R

    How to chose metallization MxMyMz in design

    and one more dummy question - after all, why exactly Mx, My, ... ? what the main difference between them?
  15. R

    How to chose metallization MxMyMz in design

    Thanks, Prashanthanilm. ofcourse it clarify several moments to me. but what is W/S (width/... ?) thickness in nm?

Part and Inventory Search

Back
Top